We study the electronic transport properties of a dual-gated bilayer graphene nanodevice via first principles calculations. We investigate the electric current as a function of gate length and temperature. Under the action of an external electrical field we show that even for gate lengths up 100Å, a non zero current is exhibited. The results can be explained by the presence of a tunneling regime due the remanescent states in the gap. We also discuss the conditions to reach the charge neutrality point in a system free of defects and extrinsic carrier doping.
We study the electronic transport properties of a dual-gated bilayer graphene nanodevice via first principles calculations. We investigate the electric current as a function of gate length and temperature. Under the action of an external electrical field we show that even for gate lengths up 100Å, a non zero current is exhibited. The results can be explained by the presence of a tunneling regime due the remanescent states in the gap. We also discuss the conditions to reach the charge neutrality point in a system free of defects and extrinsic carrier doping. There is a consensus in the scientific community that the scaling down of silicon-based metal-oxidesemiconductor field-effect transistors (MOSFETs) is approaching its limits. Therefore, there is a pursuit for different materials to replace the silicon paradigm 1 . Among the potential candidates, graphene has attracted the attention of research groups after the seminal work of the Manchester group 2 . Graphene is a truly two-dimensional (2D) material, with a honeycomb structure, and is a zero band-gap semiconductor. The valence and conduction bands close to the Fermi level are cone shaped, with a linear energy-momentum relation at the two k points (K and K ′ ) of the Brillouin zone, called Dirac points 3 . As a result, graphene has several properties that make it very interesting to use in the manufacture of devices, such as its very high electronic mobilities, up to 200 000 cm 2 V −1 s −14,5 , with electrons and holes behaving as massless fermions near the K and K ′ points. Thus, charge carriers can travel for micrometers at room temperature without any scattering.
However, a drawback in using graphene as an electronic material, such as in logic devices, is its lack of an energy gap. A number of different approaches have been proposed to open such a bandgap on graphene [6] [7] [8] [9] [10] . Another way to create the gap is to use bilayer graphene, breaking the inversion symmetry through an external perturbation, such as the application of an electrical field perpendicular to the layers. Moreover, this band gap can be tuned by varying the field strength. This fact has been confirmed by both photoemission and optical absorption experiments [11] [12] [13] . A few theoretical studies have also investigated this approach to open a band gap in bilayer graphene via the application of an electric field along the whole system 14, 15 . Recently, Avouris' group observed a transport band gap in biased bilayer graphene 16 , also demonstrating its potential for applications in digital electronics. Thus, understanding the intrinsic properties of devices based on bilayer graphene in nano-dimensions is important for future developments in the area.
In this Brief Report we present investigations of the electronic transport properties of a dual-gated bilayer graphene nanodevice, as a function of the gate length (L gate ) and temperature, via first-principles calculations. We show an exponential decrease of the current as a function of the gate length, which is characteristic of a tunneling regime. As a result, the system does not reach a zero current. Also, we discuss the conditions to achieve the charge neutrality point (CNP) in a system that is not affected by defects and extrinsic carrier doping. We present results for electric fields comparable to the experimental electric displacement fields, 1.0V /nm < |E| < 5.0V /nm, for room temperature and 4.5K. We use the LandauerBüttiker model, with a Hamiltonian generated through ab initio density functional theory (DFT), 17 coupled with a non equilibrium Green's function formalism in a fully self-consistent procedure (NEGF-DFT) 18 . To investigate the effect of finite gates we implement a real-space Poisson solver with multigrid techniques 19 .
In Fig. 1 we show a schematic representation of the bilayer dual-gated graphene nanotransistor considered in our calculations. The atomic geometry is composed of an AB stacked bilayer graphene (BG) with a scattering region up to 15 nm in length, sandwiched by left and right leads. A source-drain voltage (V ds ) is applied across the system defining the current direction. The charge transport properties were calculated with the NEGF-DFT formalism, which uses the Kohn-Sham Hamiltonian and overlap matrices computed with the siesta code 20 to self-consistently obtain the density matrix. In order to investigate a finite dual-gate system, we have done two main modifications in the transampa code 21 : (i) The inclusion of k points that are transversal to the trans-port direction (k ⊥ ), where for each k ⊥ point in reciprocal space we find a k ⊥ -dependent density D(k ⊥ ) µν , by means of an integration of the lesser Green's function 22, 23 , and transmittance T (E, k ⊥ ), given by:
are the terms that couple the leads to the scattering region. The total density and transmittance are obtained upon an integration in the reciprocal space with the following equations:
These modifications allow the simulations of truly 2D systems.
Once the density matrix convergence is achieved, the current is calculated within the LandauerBüttiker 18 model in the non-interacting approach of Meir-Wingreen 24 , where the current is given by:
T (E) is given by (3), and f (E − µ L/R ) are the FermiDirac distributions for the left(L)/right(R) leads. We used the local density approximation (LDA) for the exchange-correlation functional 25 since it correctly describes the graphene interlayer distance without the inclusion of van der Waals corrections. 26 (ii) The second modification was the inclusion of a real-space Poisson solver that allows non-periodic solutions for the Hartree potential, necessary to set different values for the top (V tg ) and back (V bg ) gate voltages with finite gate lengths. Therefore, we solve the Poisson equation in a rectangular box, fixing the upper and lower boundary conditions, where the values of V tg and V bg are defined only in a finite region of length L gate (see Fig. 1 ). In our investigation we consider L gate = 1, 2, 3, 4, 5, and 10 nm, L scatt ≈ 15 nm, and a distance between the upper and lower boundaries of 20Å.
We guarantee the convergence of the transmittance using a double-ζ basis, 300 Ry for the mesh cut-off and 800 k ⊥ points in the Brillouin zone with the MonkhorstPack scheme 27 . We used a fully relaxed geometry with a carbon-carbon distance of 1.428Å and an interlayer distance of 3.203Å. In the transport calculations, a tiny imaginary value of 10 −6 Ry is added to the energy in order to calculate the retarded Green's function, and the electron density was calculated with 60 energy points and 5 poles to evaluate the integral of the lesser Green's function.
The flowing current I ds as a function of the sourcedrain voltage V ds is depicted in Figs. 2(a) and 2(b) for room temperature. In our simulations the gate voltages V bg and V tg are tuned independently. In Fig. 2 all curves are for gate voltages with V bg = −V tg , where the voltage difference is ∆V = 2|V bg |. In Fig. 2(a) we used ∆V = 1.0, 5.0 and 10.0 V , generating electric fields of 0.5, 2.5, and 5.0 V /nm, comparable to experimental values. In all experiments 12, 16, 28 , the electric displacement field in the bilayer is estimated through the dielectric constant and thickness of the substrate dielectric layer, and from the effective potential caused by the carrier doping due to the experimental conditions. In this Brief Report, the electric field was calculated via ∆V /d bt , where d bt is the distance between the bottom and top gates. For the configuration studied here, we verify a decrease of the current as ∆V increases, suggesting the opening of a band gap that increases with ∆V . Moreover, for fixed gate length and gate voltages, the electric current has a linear dependence with the source-drain voltage, indicating an ohmic contact between the gated and non-gated bilayer graphene. This behavior is also observed experimentally [11] [12] [13] 16 . From Fig. 2(a) we show that we do not reach a zero electric current, even for ∆V = 10.0 V . This result is in agreement with experimental works that fabricate dual-gate bilayer graphene devices 16 . In Fig. 2(b) we fixed the V bg = +2.5 V and V tg = −2.5 V , and we present the dependence of the flowing current with the gate length L gate , for L gate = 2 nm, up to 10 nm. We also observe a decrease of the current as L gate increases, indicating an increase of the region with a gap. Again, the system does not reach a zero current even for L gate = 10nm.
Since we used open-boundary conditions, with the chemical potential fixed by the leads, we can independently vary V bg and V tg to control the carriers at the scattering region. The presence of the external electric field causes a breakdown of the equivalence between the two layers. As a result, there is the opening of a band gap and an inter-layer charge transfer. If there were no charge transfer, the condition V bg = −V tg would define the charge neutrality point (CNP). However, the presence of a Hubbard-like correlation term 29 , even at the mean-field level, coupled to this charge transfer, leads to an overall shift of the bands. As a result, the CNP occurs for V bg = −V tg , as shown in Fig. 3 . Thus, we performed calculations where we fixed the V bg at a certain value (+2.5 V) and varied the V tg . The calculated source-drain current and net carrier concentration in the bilayer, as a function of the top gate, is shown in Figs. 3(a) and 3(b) for a gate length L gate = 5 nm, for T = 300 and 4.5 K, respectively. The bias voltage was fixed at V ds = 10 mV . The current minimum in both curves corresponds to the charge neutrality point. For a top gate voltage higher than ≈ −3.4 V , electrons are being injected in the scattering region, whereas for V tg below this value the holes are being injected. As we have no external doping, the chemical potential at the gated graphene is at the midgap. Moreover, since the conduction and valence bands are very similar, temperature will create intrinsic carriers but it will not change the position of the chemical potential. Thus, there will be some charge transfer from the graphene leads (electrons or holes) depending on the shift of the mid-gap position, at the gated graphene region, relative to the chemical potential of the leads. Also, in Figs. 3(a) and 3(b) we plot the carrier concentration per unit area. This presents a linear behavior as a function of the variation of the gate voltage, with zero net charge at the charge neutrality point. This indicates a linear displacement of the bands with the gate voltage. There is a notable decrease in the current when the temperature is diminished from 300 to 4.5 K. This is caused both by variations in the transmittance with temperature as well as by changes in the tail of the Fermi-Dirac distribution [see Eq. (4)]. For the case presented in Fig. 3 , the current decreases by more than six times. However, the net charge concentration is very similar in both temperatures, a result of the invariance of the mid-gap position with temperature, as discussed above. Figure 4 shows the effect of the gate potential in the transmittance for (a) L gate = 2 nm and (b) L gate = 10 nm; at 300 K with a fixed back gate voltage of +2.5 V , and varying V tg . Under the same conditions, for larger gates the modifications on the transmittance are more expressive in comparison to the smaller ones. For each V bg /V tg configuration the gate potentials causes a low transmittance region that is much more pronounced with L gate = 10 nm in comparisson with L gate = 2 nm. However, the transmittance never goes to zero, as can be seen on the inset in Fig. 4(b) .
It is important to emphasize that in our calculations the electric field is applied only in a finite portion of the scattering region through the dual-gate system. As a consequence, the inter-layer charge transfer caused by this electric field occurs only in the gated region. In Fig. 5(a) we present the charge induced at CNP, by a dual gate with L gate = 10 nm. In the bottom (top) layer there is an excess (lack) of electrons. In Fig. 5(b) we show the density of states projected on every four atoms (equivalent to the unitary cell) along its entire length, from the left-hand (z = 0.0 nm) to the right-hand electrodes (z = 14.6 nm). Near to the leads (green lines) the projected density of states (PDOS) are similar to the PDOS of a non-gated pristine bilayer, as expected, whereas directly under the gated region (yellow line) the PDOS is characteristic of a bilayer with an applied perpendicular electric field, where the two peaks located at approximately ±12 meV are associated with the presence of a "mexican" hat behavior of the bands. However, since the gate is spatially finite, even in the presence of an energy band gap there is a finite density of states present. This is due to the penetration of the wave function in this forbidden energy region. This results explains the absence of an energy gap for transport [e.g.. see Fig. 4 
(b).]
To understand further the persistent current on the device, we look at its behavior as a function of the gate length. In Fig. 6 , we fix ∆V = 5 V and V ds = 10 mV , and vary L gate for 300 and 4.5 K. We obtain an exponential dependence between the current and the gate length, characteristic of a tunneling regime. The tunneling current persists even for the largest gate length, L gate = 10nm. A significant increase of the current with temperature can be observed; this is largely caused by the broadening of the transport window via the
At the low-bias regime, the tail of the Fermi-Dirac function mostly controls the current, since there is a small density of states (and hence a small number of transport channels) around the Fermi level in the electrodes. It is important to remind that in our ab initio calculations we retain all the intrinsic properties of the device, without the presence of defects, impurity carrier doping, or a substrate dielectric material. Therefore, the off-current in our simulations is explained by tunneling across the gated region, and strongly depends on the transport energy window caused by the Fermi-Dirac distribution.
For our nanodevice we estimated the on/off current ratio, (I on /I of f ) at room temperature, (300 K), and low temperature, (4.5 K). The on current is calculated for the non-gated bilayer graphene with a source-drain voltage of 10 mV and the off currents are all defined at the charge neutrality point, with a back gate voltage of +2.5 V and the source-drain voltage fixed at 10 mV . The largest I on /I of f happens at L gate = 10 nm, which is around 100 at room temperature, and 1250 at 4.5 K.
In summary, using ab initio calculations, we study the electronic transport properties of a dual-gated bilayer graphene nanotransistor. Under the action of an external electric field, we show that, even for gate lengths up to 100Å and for room temperature and 4.5 K, a non-zero current is exhibited. The results can be explained by the presence of a tunneling regime due the remanescent states in the gated region.
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